What is claimed is:

14

15

17

18

19

20 21

22

23

2425

26

27

28

16

- 1 1. An add-compare-select apparatus for a Viterbi 2 decoder with a constraint length of K, comprising:
- a subtractor for calculating a path metric difference by subtracting a path metric of state S_q at instant i-1 from another path metric of state S_p at instant i-1, where said path metrics are represented by α bits of precision;
- a λ -bit multiplexer for selectively providing an output between λ least significant bits of a branch metric difference at instant i and the negative thereof according to a select signal, where said branch metric difference is represented by β bits of precision and $\beta = \lambda + 1$;
 - a λ -bit unsigned comparator for yielding a comparison result by comparing the magnitude of λ least significant bits of said α -bit path metric difference and the magnitude of said λ -bit multiplexer output;
 - combinational-logic circuit for logically operating δ most significant bits of said α -bit path metric difference and a sign bit of said branch metric difference at instant predetermine whether the magnitude of said α -bit path metric difference is greater than that of said branch metric difference, setting a decision of state S_{u} bit at instant i based predetermination made therein if said predetermination is met, and setting said

29 decision bit of state S_u at instant i to be consistent with said comparison result if said 30 predetermination is not met, where $\delta = \alpha - \lambda$; 31 second combinational-logic circuit for logically 32 operating δ most significant bits of said lpha-bit 33 path metric difference and said sign bit of said 34 35 branch metric difference at instant predetermine whether the magnitude of said α -bit 36 path metric difference is greater than that of 37 the negative of said branch metric difference, 38 setting a decision bit of state S_{ν} at instant i39 based on another predetermination made therein if 40 said another predetermination is met, and setting 41 42 said decision bit of state S_{ν} at instant i to be consistent with said comparison result if said 43 another predetermination is not met; 44 a first adding means, according to said decision bit of 45 state S_u at instant i, for calculating a new path 46 metric for state S_u at instant i by selectively 47 adding said path metric of state S_a at instant i-148 and a branch metric of a transition from state S_q 49 to state S_u at instant i or adding said another 50 path metric of state S_p at instant i-1 and another 51 52 branch metric of a second transition from state S_p 53 state S_u at instant i, where said branch metrics are represented by λ bits of precision; 54

a second adding means, according to said decision bit

of state S_{ν} at instant i, for calculating another

new path metric for state S_{ν} at instant i by

and

55

56

57

58

selectively adding said path metric of state S_q at instant i-1 and said another branch metric of said second transition from state S_p to state S_u at instant i or adding said another path metric of state S_p at instant i-1 and said branch metric of said transition from state S_q to state S_u at instant i;

wherein said branch metric difference is pre-calculated by subtracting said another branch metric of said second transition from state S_p to state S_u at instant i from said branch metric of said transition from state S_q to state S_u at instant i;

wherein states S_p and S_q at instant i-1 and states S_u and S_v at instant i are organized in a butterfly trellis structure, and subscripts p, q, u and v are given by:

$$p = 0, 1, 2, ..., 2^{K-2} - 1$$

 $q = 2^{K-2} + p$
 $u = 2p$
 $v = 2p + 1$.

- 2. The apparatus as recited in claim 1 wherein said first combinational-logic circuit is capable of setting said select signal depending on whether said branch metric difference at instant i and said path metric difference at instant i-1 both have the same sign.
- 3. The apparatus as recited in claim 1 wherein said second combinational-logic circuit is capable of setting said select signal depending on whether said branch metric

- 4 difference at instant i and said path metric difference at
- 5 instant i-1 both have the same sign.
- 1 4. The apparatus as recited in claim 1 further
- 2 comprising means for predetermining a local winner state
- between states S_u and S_v at instant i based on said decision
- 4 bits of states S_u and $S_{
 u}$ at instant i, and the sign of said
- path metric difference at instant i-1 or the sign of said
- 6 branch metric difference at instant i, whereby a saving of
- 7 half the output number of said new path metrics at instant i
- 8 is achieved.
- 5. An apparatus for branch metric computation and add-
- compare-select operation in a rate 1/n Viterbi decoder with
- a constraint length of K, comprising:
- a branch metric generator receiving a data symbol
- including n decision metrics in Q-bit
- representation, for calculating a plurality of
- 5 branch metrics each of which is a measure between
- said currently received data symbol and a
- 9 corresponding branch label, and further pre-
- 10 calculating a branch metric difference by
- subtracting a first branch metric of a transition
- from state S_p to state S_u at instant i from a
- second branch metric of another transition from
- state S_q to state S_u at instant i; and
- an add-compare-select unit receiving said first branch
- metric of said transition from state S_p to state
- S_u , said second branch metric of said another
- transition from state S_q to state S_u and said
- 19 branch metric difference at instant *i* from said

20 branch metric generator and calculating a path metric difference between a path metric of state 21 S_p at instant i-1 and another path metric of state 22 S_q at instant i-1, for respectively setting 23 decision bits of states S_{ν} and S_{ν} at instant i24 based on said branch metric difference at instant 25 i and said path metric difference, comprising: 26 a first adding means, according to said decision 27 bit of state S_u at instant i, for calculating 28 a new path metric for state S_u at instant i29 30 by selectively adding said another path metric of state S_q at instant i-1 and said 31 32 second branch metric of said another 33 transition from state S_q to state S_u at instant i or adding said path metric of 34 state S_p at instant i-1 and said first 35 36 branch metric of said transition from state 37 S_p to state S_u at instant i; a second adding means, according to said decision 38 bit of state S_{ν} at instant i, for calculating 39 40 another new path metric for state S_{ν} at instant i by selectively adding said another 41 42 path metric of state S_a at instant i-1 and 43 said first branch metric of said transition from state S_p to state S_u at instant i or 44 45 adding said path metric of state S_p at 46 instant i-1 and said second branch metric of said another transition from state S_a to 47 48 state S_u at instant i; and

49 means for selectively outputting one of said new path metrics, which is a survivor path 50 metric of local 51 а winner state, predetermining said local winner 52 between states S_u and S_v at instant i based on 53 said decision bits of states S_u and S_v at 54 instant i, and the sign of said path metric 55 difference at instant i-1 or the sign of 56 said branch metric difference at instant i; 57 wherein states S_p and S_q at instant i-1 and states S_u 58 and $S_{
u}$ at instant i are organized in a butterfly 59 trellis structure, and subscripts p, q, u and v60 are given by: 61

$$p = 0, 1, 2, ..., 2^{K-2} - 1$$

$$q = 2^{K-2} + p$$

$$u = 2p$$

$$v = 2p + 1.$$

- 1 6. The apparatus as recited in claim 5 wherein said 2 add-compare-select unit further comprises:
- a subtractor for calculating said path metric difference by subtracting said another path metric of state S_q at instant i-1 from said path metric of state S_p at instant i-1, where said path metrics are represented by α bits of precision, respectively;
- 9 a λ -bit multiplexer for selectively providing an output 10 between λ least significant bits of said branch 11 metric difference at instant i and the negative 12 thereof according to a select signal, where said

16.

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32 33

34

35

36

37

38

39

40 41

42

branch metric difference is represented by β bits of precision and $\beta = \lambda + 1$;

- a λ -bit unsigned comparator for yielding a comparison result by comparing the magnitude of λ least significant bits of said α -bit path metric difference and the magnitude of said λ -bit multiplexer output;
- first combinational-logic circuit for logically operating δ most significant bits of said lpha-bit path metric difference and a sign bit of said branch metric difference at instant predetermine whether the magnitude of said α -bit path metric difference is greater than that of difference, said branch metric setting said decision bit of state S_u at instant i based on a predetermination made therein if said predetermination is met, and setting said decision bit of state S_u at instant i to be consistent with said comparison result if said predetermination is not met, where $\delta = \alpha - \lambda$; and
- a second combinational-logic circuit for logically operating δ most significant bits of said α -bit path metric difference and said sign bit of said branch metric difference at instant i to predetermine whether the magnitude of said α -bit path metric difference is greater than that of the negative of said branch metric difference, setting said decision bit of state S_{ν} at instant i based on another predetermination made therein if said another predetermination is met, and setting

- said decision bit of state S_{ν} at instant i to be consistent with said comparison result if said another predetermination is not met.
 - 7. The apparatus as recited in claim 6 wherein said first combinational-logic circuit is capable of setting said select signal depending on whether said branch metric difference at instant i and said path metric difference at instant i-1 both have the same sign.
- 8. The apparatus as recited in claim 6 wherein said second combinational-logic circuit is capable of setting said select signal depending on whether said branch metric difference at instant i and said path metric difference at instant i-1 both have the same sign.
- 9. The apparatus as recited in claim 6 wherein said branch metrics are represented by λ bits of precision, in which λ is given by:
- $\lambda = Q + n 1$
- 1 10. The apparatus as recited in claim 9 wherein the 2 number of bits of precision representing said path metrics, 3 α , is given by:
- $\alpha = 1 + \left\lceil \log_2 \left(n \cdot K \left(2^Q 1 \right) \right) \right\rceil$
- 5 where $\lceil \cdot
 ceil$ denotes a ceiling function.
- 1 11. The apparatus as recited in claim 5 further 2 comprising:
- a dummy insertion unit for performing a dummy insertion procedure inverse to a bit-stealing procedure in

- a transmitter according to a puncturing pattern
 and outputting a dummy insertion flag to indicate
 a position at which a dummy value is inserted
 into said decision metrics.
- 1 12. The apparatus as recited in claim 11 wherein said 2 branch metric generator ignores said inserted dummy value in 3 response to said dummy insertion flag when calculating said 4 branch metrics for said *n* decision metrics including said 5 inserted dummy value.
- 1 13. A rate 1/n Viterbi decoder with a constraint length 2 of K, comprising:
- 3 a dummy insertion unit for performing a dummy insertion procedure, which is inverse to a bit-stealing procedure in a transmitter, on a sequence of 5 decision metrics б in Q-bit representation 7 according to a puncturing pattern and outputting a dummy insertion flag to indicate a position at 8 9 which a dummy value is inserted into decision metrics; 10
- 11 a branch metric generator receiving n number of said decision metrics including said dummy value to 12 group into a data symbol, for calculating a 13 14 plurality of branch metrics each of which is a 15 measure between said data symbol corresponding branch label, 16 and further precalculating a branch metric difference for a pth 17 18 sub-group of states including states S_n , S_n , S_n and S_{ν} by subtracting a first branch metric of a 19 transition from state S_p to state S_u at instant i20

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40 41

42

43

44 45

46

47

48 49

50

from a second branch metric of another transition from state S_q to state S_u at instant i, wherein said dummy value is ignored in response to said dummy insertion flag when said branch metrics are calculated for said data symbol;

P add-compare-select units, in which a pth add-compareselect unit receives said first branch metric of said transition from state S_p to state S_u , said second branch metric of said another transition from state S_a to state S_u and said branch metric difference for the pth sub-group of states at instant i from said branch metric generator and calculates a path metric difference between a path metric of state S_p at instant i-1 and another path metric of state S_a at instant i-1, for setting a pair of decision bits for states S_u and $S_{
u}$ at instant i based on said branch metric difference at instant i and said path metric difference, respectively generating new metrics for states S_u and S_v at instant i, further predetermining a local winner state between states S_u and S_v at instant i based on said decision bits of states S_u and S_v at instant i, and the sign of said branch metric difference at instant i or the sign of said path difference, and providing one of said new path metrics as output, which is a survivor path metric of said local winner state at instant i, to achieve a saving of half the output number of said new path metrics; and

10 11

12

13 14

metrics of said P local winner states and said P52 pairs of decision bits at instant i from said P53 add-compare-select units, for storing survivor 54 55 sequences and yielding a decoded sequence; 56 wherein states S_p and S_q at instant i-1 and states S_u 57 and S_{ν} at instant i are organized in a butterfly 58 trellis structure, and subscripts p, q, u and v59 are given by: 60 p = 0, 1, 2, ..., P-161 q = P + p62 u = 2p63 64 v = 2p + 1where $P = 2^{K-2}$. 65 14. The Viterbi decoder as recited in claim 13 wherein 1 the pth add-compare-select unit comprises: 2 subtractor for 3 calculating said path metric difference by subtracting said another path metric of state S_q at instant i-1 from said path metric of state S_p at instant i-1, where said path 6 metrics are represented by α bits of precision, 7 8 respectively;

a survivor memory unit receiving said P survivor path

of precision and $\beta = \lambda + 1$;

a λ -bit multiplexer for selectively providing an output

between λ least significant bits of said branch

metric difference at instant i and the negative thereof according to a select signal, where said

branch metric difference is represented by β bits

21

22

23

24 25

26

27

28

29

30

31

32

33

34 35

36

37

38

39

40

41

42

43

- 15 a λ -bit unsigned comparator for yielding a comparison result by comparing the magnitude of λ 16 bits significant of said lpha-bit 17 path metric difference and the magnitude of 18 said multiplexer output; 19
 - first combinational-logic circuit for logically operating δ most significant bits of said α -bit path metric difference and a sign bit of said branch metric difference instant at predetermine whether the magnitude of said α -bit path metric difference is greater than that of said branch metric difference, setting decision bit of state S_u at instant i based on a predetermination made therein if said predetermination is met, and setting said decision bit of state S_u at instant i to be consistent with said comparison result if said predetermination is not met, where $\delta = \alpha - \lambda$; and
 - second combinational-logic circuit for logically operating δ most significant bits of said α -bit path metric difference and said sign bit of said branch metric difference at instant predetermine whether the magnitude of said α -bit path metric difference is greater than that of the negative of said branch metric difference, setting said decision bit of state S_{ν} at instant ibased on another predetermination made therein if said another predetermination is met, and setting said decision bit of state S_{ν} at instant i to be

consistent with said comparison result if said another predetermination is not met.

- 1 15. The Viterbi decoder as recited in claim 14 wherein 2 the pth add-compare-select unit further comprises:
- 3 a first adding means, according to said decision bit of state S_u at instant i, for calculating said new path metric of state S_{u} at instant 5 selectively adding said another path metric of 7 state S_q at instant i-1 and said second branch metric of said another transition from state S_q to state S_u at instant i or adding said path metric 9 of state S_p at instant i-1 and said first branch 10 metric of said transition from state S_p to state 11 12 S_u at instant i; and
- a second adding means, according to said decision bit 13 of state S_{ν} at instant i, for calculating said new 14 S_{ν} metric of state 15 at instant 16 selectively adding said another path metric of state S_q at instant i-1 and said first branch 17 metric of said transition from state S_p to state 18 S_u at instant i or adding said path metric of 19 state S_p at instant i-1 and said second branch 20 metric of said another transition from state S_q to 21 state S_u at instant i. 22
 - 16. The Viterbi decoder as recited in claim 14 wherein 2 said first combinational-logic circuit is capable of setting 3 said select signal depending on whether said branch metric 4 difference at instant i and said path metric difference at 5 instant i-1 both have the same sign.

- 1 17. The Viterbi decoder as recited in claim 14 wherein
- 2 said second combinational-logic circuit is capable of
- 3 setting said select signal depending on whether said branch
- 4 metric difference at instant i and said path metric
- 5 difference at instant i-1 both have the same sign.
- 1 18. The Viterbi decoder as recited in claim 14 wherein
- 2 said branch metrics are represented by λ bits of precision,
- 3 in which λ is given by:
- $\lambda = Q + n 1$
- 1 19. The Viterbi decoder as recited in claim 14 wherein
- 2 the number of bits of precision representing said path
- 3 metrics, α , is given by:
- 4 $\alpha = 1 + \left\lceil \log_2 \left(n \cdot K \left(2^Q 1 \right) \right) \right\rceil$
- 5 where $\lceil \cdot \rceil$ denotes a ceiling function.
- 1 20. The Viterbi decoder as recited in claim 13 wherein
- 2 said decision metrics are hard-decision data if quantized to
- 3 one bit of precision.